Logic resources allocation in the FPGA (Virtex 5) chip surface before and after floorplanning. Each color represents a processing subsystem depicted in Fig. 4. Automatic place and routing algorithm implements the processing subsystems using logic resources scattered across the chip. Floorplaning optimizes resource location to minimize delay and delay-difference through the parallel processing pipeline.