Fig. 1
Download original image
Dataflow diagram of the F-engine design. The dual-band and dual-polarization voltages are digitized by ADCs and then processed sequentially by the 8-tap FIR filter, coarse delay corrector, FFT block, and fine delay corrector. The four data streams are then merged and transposed in the corner turner before being packetized and transferred through the 100G network interface.
Current usage metrics show cumulative count of Article Views (full-text article views including HTML views, PDF and ePub downloads, according to the available data) and Abstracts Views on Vision4Press platform.
Data correspond to usage on the plateform after 2015. The current usage metrics is available 48-96 hours after online publication and is updated daily on week days.
Initial download of the metrics may take a while.